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INSTRUCTION TO CANDIDATE:-
Please ensure that this examination paper contains SIXTEEN (16) printed pages with 
6 Appendix and SIX (6) question before answering .. 
Answer FIVE (5) questions. 
Distribution of marks for each question is given accordingly. 
All questions must be answered in English. 
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Figure 1 
The structure of a high-voltage integrated-circuit npn transistor is shown in plan 
view and cross section in Figure 1 above. The Emitter Diffusion is 20um X 25um, 
the Base diffusion is 45um X 60um, and the Base-isolation spacing is 2Sum. The 
Collector-Base junction is formed by the diffusion of Boron into an n-type 
uniformly doped 17um epitaxial material, with resistivity of SO-cm 
corresponding to an impurity concentration of 1015 atoms/cm3 
For Saturation current Is where , . 
qA/J/I.1lJ Is = - ... --
QR and 
2 'V 
Aqni BE - -exp--
Ie Vr 
QB is the total number of impurity atoms per unit area in the Base, ni is the 
intrinsic carrier concentration, and Dn is effective diffusion constant for 
electrons in the Base of the transistor. 
(a) Calculate the Collector-Base capacitance of the device. 
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(b) Calculate the zero-bias, Emitter-Base junction capacitance of the device. 
(7%) 
(c) A Base-Emitter voltage of 550mY is measured at a collector current of 
IOuA on a transistor under test with a 100um X 100um Emitter area. 
Determine ~ at 27°C for ni = 1.5XlO lOcm-3 and the electron difIusivity 
is 13cm2s-1 . 
(5%) 
2. Derive the complete small signal model as shown in Figure 2 for NMOS 
transistor with ID= IOOuA, VSB = IY, VDS= 2Y. Device parameters are 'Pj= O.3Y, 
W = lOum, L = lum, y = O.5y1I2, k' = 200uAN2, A = 0.02Y-', tox = 
lOOangstroms, If/o = O.6V, Csbo = Cdbo, = lOfF. Overlap capacitance from gate to 
source and gate to drain is Iff. Assume Cgb = SfF. Also determine the frequency 
response of the model. 
MOSFIcr Parameters 
........ ,""'" .. , ... , .... ,""",", .. , ...... _------, 
Text Symbol Description 
v, Threshold voltage with zero source-
substrate voltage 
Transconductance parameter 
Threshold voltage parameter 
Surface potential 
Channel· length modulation parameter 
Gate-source overlap capacitance per unit 
channel width 
Gate-drain overlap capacitance per unit 
channel width 
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Figure 3 above shows a cascode amplifier of CS-CG configuration, 
(a) [i] Find the small signal equivalent circuit for the MOS transistor 
cascode connection. 
219 
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[ii] Derive and show that the circuit transconductance Gn?gm and 
llo~~ntZ-rg~2)rOlro2. 
(5%) 
[iii] Show and explain that for Ri2, the resistance looking in the' source 
of M2 can be defined as, 
J 
Ri'2 ~ --,." •. ,-" ........... -.. + 
8m2 + gm.b2 
R 
(gm2 + gmbZ) 1'02 
(5%) 
(b) Calculate the transconductance and output resistance of the circuit with 
assumption that both transistors operate in the active region with 
gm = ImAIV, internal gain X = gmt/gm = 0.1, and ro = 20Kn. What do you 
find by comparing between the results and the approximation made in (b) ? 
(5%) 
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For the small-signal analysis of differential amplifier in Figure 4, show that for 
given voltage gains, 
... 7/-
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(a) Define and derive: the differential-mode gain Adm, common-mode gain 
A em, differential-mode-to-common-mode gain Adm-em, common-mode-
to-differential-mode gain Aem-dm. 
(b) Show that the common-mode rejection ratio CMRR is define by; 
All -, .. AI2 - A21 + A22 
All + A12 + A21 + A22 
(10%) 
(3%) 
(c) Explain the reason for designing a Perfect Symmetry Balanced 
Differential Amplifier by giving a quantitative representation of its figure 
of merit. 
(7%) 
... 8/-
5. (a) 
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Use the Miller approximation to calculate the - 3-dB frequency of the 
small-signal voltage gain of a common-emitter transistor stage as shown in 
Figure Sea) using Rs = Sill, RL = 3ill, and the following transistor 
parameters: 
rb = 300 n, Ie = O.5mA, fJ = 200, IT = SOOMHz (at Ie = O.SmA), 
ell = O.3pF, Ccs = 0, and VA = CX) 
v· I 
(a) An ac schematic of a common-emitter amplifier 
(b) An ac schematic of a common-source amplifier 
223 
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(c) A general model for both amplifiers 
(b) The ac schematic of a shunt-shunt feed-back amplifier is shown in Figure 
6. All transistors have ID = 1 rnA, WI L = 100, k' = 60,uAIV 2 , and 
A = 1/(50 V). 
(6 %) 
+ 
Figure 6 : An ac schematic of a shunt-shunt feedback amplifier 
(c) Calculate the overall gain vol i;, the loop transmission, the input 
impedance, and the output impedance at low frequencies. Use the 
formulas from two-port analysis (see Appendix). 
(6%) 
" .10/-
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6. An amplifier has a low-frequency forward gain of 5000 and its transfer function 
has three negative real poles with magnitudes 300 kHz, 2 MHz, and 25 MHz. 
(a) Calculate the dominant-pole magnitude required to give unity-gain 
compensation of this amplifier with a 45° phase margin if the original 
amplifier poles remain fixed. What is the resulting bandwidth of the circuit 
with the feedback applied? 
(10%) 
(b) Repeat (a) for compensation in a feedback loop with a forward gain of 20 
dB and 45° phase margin. 
(10%) 
- 00000-
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Figure 8.9 Shunt-shunt 
feedback configuration. 
8.5 Practical Configurations and the Effect of Loading 
In practical feedback amplifiers, the feedback network causes loading at the input and 
output of the basic amplifier, and the division into basic amplifier and feedback network 
is not as obvious as the above treatment implies. In such cases, the circuit can always be 
analyzed by writing circuit equations for the whole amplifier and solving for the transfer 
function and tenninal impedances. However, this procedure becomes very tedious and 
difficult in most practical cases, and the equations so complex that one loses sight of the 
important aspects of circuit perfonnance. Thus it is profitable to identify a basic amplifier 
and feedback network in such cases and then to use the ideal feedback equations derived 
above. In general it will be necessary to include the loading effect of the feedback network 
on the basic amplifier, and methods of including this loading in the calculations are now 
considered. The method will be developed through the use of two-port representations of 
the circuits involved, although tbis method of representation is not necessary for practical 
calculations, as we will see. . 
8.5.1 Shunt-Shunt Feedback 
Consider the shunt-shunt feedback amplifier of Fig. 8.9. The effect of nonideal networks 
may be included as shown in Fig. 8.13a, where finite input and output admittances are 
assumed in both forward and feedback paths, as well as reverse transmission in each. 
Finite source and load admittances Ys and YL are assumed. The most convenient two-port 
- 1 -
2 r . ..." ~~ tJ 
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Figure 8.13 (a) Shunt-shunt feedback configuration using the y-parameter representation. (b) 
Circuit of (a) redrawn with gene~ators Y21fVj and Y12a Vo omitted. 
representation in this case is the short-circuit admittance parameters or y param-
eters,l as used in Fig. 8.13a. The reason for this is that the basic amplifier and the feedback 
network are connected in parallel at input and output, and thus have identical voltages 
at their terminals. The Y parameters specify the response of a network by expressing the 
terminal currents in tenns of the terminal voltages, and this results in very simple calcu-
lations when two networks have identical tenninal voltages. This will be evident in the 
circuit calculations to follow. The y-parameter representation is illustrated in Fig. 8.14. 
From Fig. 8.l3a, at the input 
is = (Ys + Ylla + Yllj )v; + (Yl2a + Y12j)V q 
Summation of currents at the output gives 
It is useful to define 
o = (Y21a + Y21j)Vj + (YL + Y22a + Y22j)Vq 
Yi = Ys + Ylla + Yllj 
Yo = YL + Y22a + Y22j 
227 
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(8.46) 
(8.47) 
(8.48) 
(8.49) 
+ 
il 
-
il =Yll VI + Y12 V2 
i2 = Y21 VI + Y22 V2 
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Figure 8.14 The y-parameter 
representation of a two-port. 
Solving (8.46) and (8.47) by using (8.48) and (8.49) gives 
-(Y21a + Y21j) (8.50) 
YiYo - (Y21a + Y21j )(YI2a + Y12j) 
The equation can be put in the fonn of the ideal feedback equation of (8.35) by dividing 
by YiY" to give L, lle .-E-.7 A 
-(Y21a + Y21j) ~ -=. It t\ f 2, 
1 + -(Y21a + Y21 j )( + ) YlZa Y12j 
YiYo 
Comparing (8.51) with (8.35) gives 
Y21a + Y21j 
a = - ------"-
YiYo 
f = YlZa + Y12j 
(8.51) 
(8.52) 
(8.53) 
At this point, a number of approximations can be made that greatly simplify the calcu-
lations. First, we assume that the signal transmitted by the basic amplifier is much greater 
than the signal fed forward by the feedback network. Since the former has gain (usually 
large) while the latter has loss, this is almost invariably a valid assumption. This means 
that 
(8.54) 
Second, we assume that the signal fed back by the feedback network is much greater than 
the signal fed back through the basic amplifier. Since most active devices have very small 
reverse transmission, the basic amplifier has a similar characteristic, and this assumption 
is almost invariably quite accurate. This assumption means that 
IY12al « IY12jl 
Using (8.54) and (8.55) in (8.51) gives 
-Y21a 
Vo = A = _---r....::Y~i Y::...;o,--<-__ 
is (-Y21a) 1 + - Y12j 
YiYo 
228 
- 3 -
(8.55) 
(8.56) 
Appendix 
566 Chapter 8 • Feedback 
Comparing (8.56) with (8.35) gives 
Y21a 
a = ---
YiYo 
f = YI2f 
[EEE 510] 
(8.57) 
(8.58) 
A circuit representation of (8.57) and (8.58) can be found as follows. Equations 8.54 
and 8.55 mean that in Fig. 8.13a the feedback generator of the basic amplifier and the 
forward-transmission generator of the feedback network may be neglected. If this is done 
the circuit may be redrawn as in Fig. 8.13b, where the terminal admittances YIlI and Y221 
of the feedback network have been absorbed into the basic amplifier, together with source 
and load impedances Ys and YL. The new basic amplifier thus includes the loading effeet 
of the original feedback network, and the new feedback network is an ideal one as used 
in Fig. 8.9. If the transfer function of the basic amplifier of Fig. 8.13b is calculated (by 
first removing the feedback network), the result given in (8.57) is obtained. Similarly, the 
transferfunction of the feedback network of Fig. 8.13b is given by (8.58). Thus Fig. 8.13b 
is a cireuit representation of (8.57) and (8.58). 
Since Fig. 8.13b has a direct correspondence with Fig. 8.9, all the results derived in 
Section 8.4.2 for Fig. 8.9 can now be used. The loading effect of the feedback network on 
the basic amplifier is now included by simply shunting input and output with Yllf and Y22f' 
respectively. As shown in Fig. 8.14, these terminal admittances of the feedback network 
are calculated with the other port of the network short-circuited. In practice, loading term 
Yllf is simply obtained by shorting the output node of the amplifier and calculating the 
feedback circuit input admittance. Similarly, term Y22f is calculated by shorting the input 
node in the amplifier and calculating the feedback circuit output admittance. The feedback 
transfer function f given by (8.58) is the short-circuit reverse transfer admittance of the 
feedback network and is defined in Fig. 8.14. This is readily calculated in practice and 
is often obtained by inspection. Note that the use of Y parameters in further calculations 
is not necessary. Once the circuit of Fig. 8.13b is established, any convenient network 
analysis method may be used to calculate gain a of the basic amplifier. We have simply 
used the two-port representation as a general means of illustrating how loading effects may 
be included in the calculations. 
For example, consider the common shunt-shunt feedback circuit using an op amp as 
shown in Fig. 8.I5a. The equivalent circuit is shown in Fig. 8.ISb and is redrawn in 8.15e 
to allow for loading of the feedback network on the basic amplifier. The Y parameters of 
the feedback network can be found from Fig. 8.15d. . 
il I I (8.59) Yll/ = --
VI vz=O RF 
Y22f = i21 1 
V2 VI=O = RF 
(8.60) 
YI2f = i l I 1 - = -- = f 
V2 VI =0 RF 
(8.61) 
Using (8.54), we neglect Y21f' 
The basic-amplifier gain a can be calculated from Fig. 8.1Se by putting ifb = Oto give 
zjRF . 
VI = R lj 
Zi + F 
R 
Vo = - -R--avv1 
+ Zo 
2 ~/;O ~~oJ v 
- 4 -
(8.62) 
(8.63) 
~., 
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Figure 8.15 (a) Shunt-shunt feedback cir-
cuit using an op amp as the gain element. 
(b) Equivalent circuit of (a). (c) Division 
of the circuit in (b) into forward and feed-
back paths. (d) Circuit for the calculation 
of the y parameters of the feedback net-
work of the circuit in (b). 
2;)0 
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where 
(8.64) 
Substituting (8.62) in (8.63) gives 
Vo R ZiRF 
- = a = - --av--.".-ii R + Zo Zi + RF 
(8.65) 
Using the fonnulas derived in Section 8.4.2 we can now calc.ulate all parameters of the feed-
back circuit. The input and output impedances of the basic amplifier now include the effect 
of feedback loading, and it is these impedances that are divided by (I + T) as described in 
Section 8.4.2. Thus the input impedance of the basic amplifier of Fig. 8.I5c is 
When feedback is applied, the input impedance is 
z·=~ 
I 1+ T 
Similarly for the output impedance of the basic amplifier 
Zoo = ZO IIRF IIRL 
When feedback is applied, this becomes 
Z = zollRFllRL 
o 1 + T 
(8.66) 
(8.67) 
(8.68) 
(8.69) 
Note that these calculations cail' be made using the circuit of Fig. 8.15c without further 
need of two-port y parameters. 
Since the loop gain T is of considerable interest, this is now calculated using (8.61) 
and (8.65): 
(8.70) 
,... 6 -
